Formal Verification in the Loop to Enhance Verification of Safety-Critical Cyber-physical Systems
DOI:
https://doi.org/10.14279/tuj.eceasst.77.1106Abstract
Formal verification may play a central role in the development of safecontrollers, such as those found in electric drives or (semi-)autonomous
vehicles, whose complexity arises from the coexistence of
mechanical and electrical subsystems with sophisticated electronic controllers
that must implement high-level control policies according to different driving
modes, while optimizing several objectives, such as safety first and foremost,
efficiency, and performance among others. Model-driven development resorts to
simulation to assess how well the various requirements and constraints are
satisfied, but there is a growing awareness that more rigorous methods are
needed to achieve the required levels of safety. This paper proposes a
conceptual framework for the development of complex systems based on (i)
higher-order logic specification, (ii) verification by theorem proving, and
(iii) tight integration of verification with model-driven development and
simulation. This framework addresses both digital and analog systems, as
illustrated with some examples in different fields including implantable
biomedical systems, autonomous vehicles, and electric valve actuation.
Downloads
Published
2019-10-21
How to Cite
[1]
C. Bernardeschi, A. Domenici, and S. Saponara, “Formal Verification in the Loop to Enhance Verification of Safety-Critical Cyber-physical Systems”, eceasst, vol. 77, Oct. 2019.
Issue
Section
Articles
License
Copyright (c) 2019 Electronic Communications of the EASST
This work is licensed under a Creative Commons Attribution 4.0 International License.