Grosse D, Fey G, Drechsler R. Enhanced Formal Verification Flow for Circuits Integrating Debugging and Coverage Analysis. ECEASST [Internet]. 2013 Sep. 15 [cited 2025 Dec. 5];62. Available from: https://eceasst.org/index.php/eceasst/article/view/2077