Grosse, Daniel, et al. “Enhanced Formal Verification Flow for Circuits Integrating Debugging and Coverage Analysis”. Electronic Communications of the EASST, vol. 62, Sept. 2013, doi:10.14279/tuj.eceasst.62.860.