Grosse, D., Fey, G. and Drechsler, R. (2013) “Enhanced Formal Verification Flow for Circuits Integrating Debugging and Coverage Analysis”, Electronic Communications of the EASST, 62. doi: 10.14279/tuj.eceasst.62.860.