Grosse, D.; Fey, G.; Drechsler, R. Enhanced Formal Verification Flow for Circuits Integrating Debugging and Coverage Analysis. eceasst 2013, 62.