Grosse, D. et al. 2013. Enhanced Formal Verification Flow for Circuits Integrating Debugging and Coverage Analysis. Electronic Communications of the EASST. 62, (Sep. 2013). DOI:https://doi.org/10.14279/tuj.eceasst.62.860.